Abstract -This paper presents the behavioral implementation of jitter tolerance test benches for digital clock and data recovery circuits using Verilog-A. First, we encode a variable-length Pseudo-Random Bit Sequence (PRBS) generator. Such circuits are widely used to generate test data for a variety of circuits and systems. Using this PRBS generator, we set up a test bench for the evaluation of jitter tolerance. A novel simulation methodology is described that modulates the amplitude and frequency of the jitter sinusoid iteratively to find the jitter tolerance. We conclude with a comparison of jitter tolerance simulation results, computed using various PRBS lengths, for the data recovery circuit under test.
I. INTRODUCTION
Behavioral simulation is being increasingly used to explore design-space while maintaining reasonable simulation times as the System-on-Chip (SoC) complexity grows. In this respect, the ideal stimuli and mathematical setups afforded by a C-language style programs or simple Verilog code cannot be used to characterize mixed-signal circuits effectively. To get realistic estimates of performance, Verilog-A language is employed as the platform of choice for the characterization of complex SoC designs. With its circuit-aware constructs, it is fast becoming an effective step between system modeling and the final chip.
In this paper, we present the behavioral implementation of a Pseudo-Random Bit Sequence (PRBS) generator that uses a linear feedback shift register (LFSR) as shown in Fig. 1 . Moreover, we set up a test bench used to evaluate the jitter tolerance performance of a digital Data Recovery (DR) circuit and simulate the effect of PRBS length on its jitter tolerance. 
II. PROBLEM FORMULATION
The amount of abstraction depends on the stage of the design as shown in Fig. 2 . Behavioral models can either incorporate system-level equations that do not take real-world effects into account or they can mimic the actual and intended operation of the circuit. A behavioral circuit resembles reality closely if a circuit structure comprising of behavioral elements is used. In this case, only basic primitives are required. As an example, each of the flip-flops in Fig. 1 , could be a behavioral description or a structure composed of behavioral gates, actual transistor-level circuits or post-layout extracted netlists. Using a circuit structure with behavioral primitives, it is possible to introduce jitter and noise at any node without adding mathematical complexity. For complex SoC designs, the main advantage of abstraction is the reduced simulation overhead.
A.
Verilog-A Based PRBS Generator In the case of a PRBS generator it would, for instance, be desirable to encode a variable length PRBS with configurable voltage levels, rise time, fall time and delay through the block. Appendix A lists the code of a PRBS module that has been tested using Spectre/Verilog-A/Cadence simulation environment. The code starts by declaring two input ports (CLK, DIN) and two output ports (XNOR_OUT, LFSR_OUT) of the discipline electrical. A variable array based on user input (N_LFSR) is created (default N_LFSR=7). If the user is to be denied such flexibility in a workgroup environment, the parameter line for the N_LFSR can be removed and no other changes need to be made to the code. In general, the sequence can be tapped from any of the register outputs, but we have used the output of the last register for this purpose. A case statement selects the inputs to the XNOR gate using information from the finite-field theory [1] . The reason for writing the code using the same pin configuration as in Fig. 1 is that the same block can be used to realize a jitter tolerance test bench with different inter-connections. A variable length signature circuit can also be realized if an XOR gate is added to the input of the circuit [1] . Thus the same hardware can be re-used. The voltage levels, rise-time, fall-time and switching thresholds are adjustable using the transition waveform filter in Verilog-A. A slew waveform filter can be used instead, if a known frequency limitation is to be emulated. No attempt has been made to validate the inputs to the module, although some built-in rangechecking is provided by the parameter statements [2] .
III. JITTER TOLERANCE SIMULATIONS

A.
Jitter Tolerance Test Benches In order to set up an on-chip jitter tolerance test bench, we need to recover the incoming Non-Return to Zero (NRZ) data bits with associated phase jitter. To this end, we use a jittered clock signal (JCLK) that has been phase-modulated using a jitter sinusoid (JSIN) to drive our variable length PRBS generator. Fig. 3 shows this setup and a typical simulation output in Fig. 4 shows the horizontal eye reduction in the presence of input sinusoidal jitter. After the data is recovered (DOUT in Fig. 5 ), usually with a 0.5 unit interval (UI) delay, it can be compared with the original data. One way to do this is to individually detect each bit using a decision device followed by an integrate-and-dump circuit that declares the bit value using the available energy in every bit period. The recovered clock 
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(CKDC) can be used for the Integrate-and-Dump operation. This method has been used in [3] . It is a pure simulation method as depicted in Fig. 5 and is not fabrication worthy but enables faster simulations.
We can also use the well-known method used in Bit Error Ratio (BER) testers that involves setting up a replica-LFSR at the DR output. The recovered data (DOUT) is connected at its input as shown in Fig. 6 . As the recovered bits arrive, the two LFSRs acquire the same state if correct bits are being received. In case of an erroneous bit entering the replica-LFSR, its output becomes different from that of the input-LFSR. The XOR gate at the output detects this error. The XOR gate output can be filtered to remove any glitches and is connected to an onchip counter to count the bit errors. If a wrong bit arrives at the replica-LFSR, it will continue causing errors until it is flushed out at the other end so the bit error count would not be accurate. Commercial BER Testers (BERT) employ correction for this effect by computing the next bit at the output once the circuit has acquired lock. For the jitter tolerance simulations, such correction is not required since the simulation length is quite limited compared to the actual physical testing. The amplitude of the JSIN signal has to be reduced until there are no errors at a particular jitter frequency during several cycles of the jitter sinusoid. This method gives better results compared to physical testing. In practice, however, the BER measurement results remain approximate. This method was used in addition to the 
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integrate-and-dump method in [4] but was not described.
B.
Jitter Tolerance Simulation Methodology We set up a simulation in Fig. 7(a) , where the JSIN signal ramps up in amplitude from zero to 1.2 UI p-p and back to zero to give us an approximate value for jitter tolerance at 10.0 MHz. These test stimuli are also generated using Verilog-A code. Errors begin to occur at the point of the highest slope of the JSIN signal when the DR circuit cannot track the input jitter any longer [3] . The next simulation can further narrow down the ramp's amplitude range. Fig. 7(b) shows that the initial estimate for jitter tolerance at 5.0 MHz is 1.2 UI p-p. Thus, we can scan the jitter tolerance plane vertically by modulating the amplitude of the JSIN signal.
Another range-finding technique for jitter tolerance simulations is the frequency modulation of the JSIN signal. Fig. 8 shows the result of sweeping the frequency from 1.0 MHz to 12.0 MHz with an amplitude of 0.8 UI p-p. The DR circuit bandwidth can also be determined by using this simulation iteratively. In our case, it is approximately 10 MHz for the selected DR parameters. Using this technique, the jitter tolerance plane can be scanned horizontally. The methods in Fig. 7 and Fig. 8 can be combined to scan the jitter tolerance plane diagonally (i.e., using an amplitudemodulated, frequency-chirped JSIN signal). This can aid the automated test bench or the designer in selecting a good starting point for further jitter tolerance simulations where the DR circuit is tracking the input jitter. A formal discussion of the automated algorithm that combines these techniques would require a dedicated publication and we therefore omit it for reasons of space.
C.
Jitter Tolerance Simulation Results We now present the simulation results for the jitter tolerance of our DR circuit [4] using different PRBS lengths. The timing parameters for the Verilog-A based behavioral DR circuit have been derived from a 0.18-m CMOS design [5] (Rise time = fall time = 100 ps, and T cq delay = 75 ps for all flipflops, gate delays = 50 ps). The purpose is to determine the required specifications for the 0.18-m (or 90-nm) library gates operating at 2.5 Gb/s (or higher) that would satisfy a particular jitter tolerance standard. All timing parameters in our Verilog-A based DR circuit are defined at the top-level. Using this modular behavioral setup, it is possible to answer architectural questions and to do feasibility analyses on primarily digital DR architectures for upcoming technologies. The results with PRBS lengths of 2 7 -1 to 2 15 -1 are shown in Fig. 9 . It is to be noted that short simulations performed using a PRBS length of 2 31 -1 are not going to be statistically valid since many patterns will never occur during a limited-time simulation run. Our simulations approximately require 3.0 CPU-minutes for every s (2500 bits at 2.5 Gb/s) of DR operation. Compared to the actual physical testing, this is very slow. In order to send a billion bits through our DR circuit (for an estimated BER of < 10 -11 ), we require 20 million hours whereas the physical testing would require 400 seconds only.
If the slope of the JSIN signal is approaching a maximum value when the longest Consecutive Identical Digit (CID) sequence hits the DR circuit, especially right after a DR phase 
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update (in our circuit, the phase update is every 16 bits), the probability of an erroneous bit increases rapidly. This happens since there are no data edges available to make adjustments with and/or no adjustments are immediately planned. All this is happening as the jitter changes rapidly. This effect can be incorporated into simulations by using a pre-loadable LFSR or by setting up a dedicated CID test bench. For this reason, PRBS simulations may not always give accurate results. In some systems, encoding is employed to ameliorate the CID problem. For example, in an 8B10B system, a 9-bit PRBS would provide sufficient simulation accuracy. In general, the longer the PRBS length, the lower the jitter tolerance at a particular frequency. This effect is more significant in linear PLLbased designs and techniques exist to combat this effect [6] . Another issue that has to be resolved before an automated bench can be set up is the locking time in the presence of excessive high-frequency jitter at circuit start-up.
IV. CONCLUSIONS
• A variable length PRBS was generated using Verilog-A.
• A BERT style jitter tolerance test bench was implemented using the same PRBS module.
• A range-finding methodology for the simulation of jitter tolerance was described and the test stimuli were generated using Verilog-A. It involved modulating the amplitude and frequency of the phase modulating sinusoid while narrowing the sweep-range until there were no errors.
• Jitter tolerance simulation results were presented for PRBS lengths ranging from 2 7 -1 through to 2 15 -1.
• Based on the jitter tolerance results and subsequent simulations, we require flip-flops with smaller rise/fall times in our phase detector block (for a CMOS 0.18-m implementation at 2.5 Gb/s) to meet our requirements.
